PubMed Health⌕ Search

PubMed · 8177089

Microprocessor-based memory device for ambulatory heart rate and physical activity recording.

Abstract

Using microprocessor techniques, a portable digital memory device has been designed for the ambulatory monitoring of heart rate and physical activity. The device consists of a microprocessor, an ECG amplifier to record the heart rate and an accelerometer to detect the physical activity. This accelerometer is piezo-resistive and is suitable for ambulatory physical activity recording, because this sensor requires low electrical power, has high durability and wide frequency response (DC approximately 1.2 kHz). Changes in heart rates and physical activity in daily life have been successfully recorded.

Explore related subjects

Keep this discovery

Explore connections, maps & timelines

BibTeXRIS

M Makikawa, K Imai, T Shindoi, K Tanooka, H Iizumi, H Mitani. 1994. Microprocessor-based memory device for ambulatory heart rate and physical activity recording.. https://pubmed.ncbi.nlm.nih.gov/8177089/

Cite the original work for its findings. Save a collection to share your selection of sources.

KEEP EXPLORING

Related citations

Single-ion dosemeter based on floating gate memories.

Floating Gate (FG) nonvolatile memories are based on a tiny polysilicon layer (the FG) which can be permanently charged with electrons or holes, thus changing the threshold voltage of a MOSFET. Every time a FG is hit by a high energy ion, it experiences a charge loss, depending on the ion linear energy transfer (LET) and on the transistor geometrical and electrical characteristics. This paper discusses the opportunities to use this devices as single an ion dosemeter with sub-micrometer spatial resolution and capable of distinguish the impinging ion LET.

Computer Storage Devices↗

Fast maximum intensity projections of large medical data sets by exploiting hierarchical memory architectures.

Maximum intensity projections (MIPs) are an important visualization technique for angiographic data sets. Efficient data inspection requires frame rates of at least five frames per second at preserved image quality. Despite the advances in computer technology, this task remains a challenge. On the one hand, the sizes of computed tomography and magnetic resonance images are increasing rapidly. On the other hand, rendering algorithms do not automatically benefit from the advances in processor technology, especially for large data sets. This is due to the faster evolving processing power and the slower evolving memory access speed, which is bridged by hierarchical cache memory architectures. In this paper, we investigate memory access optimization methods and use them for generating MIPs on general-purpose central processing units (CPUs) and graphics processing units (GPUs), respectively. These methods can work on any level of the memory hierarchy, and we show that properly combined methods can optimize memory access on multiple levels of the hierarchy at the same time. We present performance measurements to compare different algorithm variants and illustrate the influence of the respective techniques. On current hardware, the efficient handling of the memory hierarchy for CPUs improves the rendering performance by a factor of 3 to 4. On GPUs, we observed that the effect is even larger, especially for large data sets. The methods can easily be adjusted to different hardware specifics, although their impact can vary considerably. They can also be used for other rendering techniques than MIPs, and their use for more general image processing task could be investigated in the future.

Computer Storage Devices↗