PubMed · 8049798
A hardware efficient cascadable chip set for ANN's with on-chip backpropagation.
Abstract
In this paper, an analogue, cascadable, CMOS chip set for artificial neural networks is presented. The chip set (a synapse chip and a neuron chip) offer on-chip back-propagation learning in a fully parallel, layered, feedforward network of arbitrary size and topology. The learning scheme is implemented with no extra circuits at the synapse sites (compared to the system without the learning scheme) and extra circuits of a complexity only about the same as the neurons at the neuron sites. Also, no additional wiring is required by the learning scheme. Measurements on an experimental chip set are presented.
Explore related subjects
Keep this discovery
Explore connections, maps & timelines
T Lehmann. 1993. A hardware efficient cascadable chip set for ANN's with on-chip backpropagation.. https://doi.org/10.1142/s0129065793000298
Cite the original work for its findings. Save a collection to share your selection of sources.